A Verilog HDL Primer, Third Edition |
| | | | Title: | A Verilog HDL Primer, Third Edition | | Author: | J. Bhasker | | Publisher: | Star Galaxy Publishing | | Type: | Book / Hardcover | | Publication Date: | January, 2005 | | ISBN / ISBN-13: | 0965039161 / 9780965039161 | | List Price: | $84.95 | | Amazon Price: | $84.95 | |
This book is also available, brand-new, from 3rd-party marketplace sellers at Amazon.com, from $84.95. | The HTML code below can be pasted onto your web-site, your MySpace page, or blog - or any number of similar places - to create a link to this page: If, instead of a text link, you'd like to create a link to this page which will display the book cover, if it's available, then the code below will do exactly that:
Check for the same book at these other US book sites:
[ Abebooks ] [ Alibris ] [ Barnes & Noble ] [ Half.com ] [ Powells ] … or check UK bookstores | Editorial Review / Publisher's Information:
Book Description - Written for new users. - Explains the language through simple examples. - Explains the syntax of language using commonly-used design terminology. - Explains the behavioral style, the dataflow style, and structural style in detail. - Concepts of delay and timing are clearly explained. - Testbench writing is made easier by providing a number of examples. - Many hardware modeling examples have also been provided to make this an excellent reference. Also includes exercises for every chapter and expanded coverage of more language features including test bench writing strategies. Third edition is based on IEEE Verilog 2001 Standard. It includes explanations of all the new features introduced in this version of the language, with examples.
| Other Items You May Enjoy: Browse Books From These Related Subjects: Customer Reviews:
Great Verilog Book For Beginners 22 April, 2008 This book is well organized from beginning to end and the index is excellent for finding what you need. I found that the examples are complete and relevant to what you need to get started with Verilog. Each chapter explains the subject matter with enough examples so that the reader can understand the subject. Compiler directives are covered well enough for the beginner to use the commands. Memories were covered in sufficient detail so that I could create a RAM for my lab class. Even the $readmemh and $readmemb directives were covered. I enjoyed reading the book because it is well laid out complete. I think that the beginning student will like and enjoy using this book.
- Reviewed by customer ID: AA7GWC103UEYV
Great Book 18 July, 2005 Hi,
Great book.
Very good introduction to the newer releases of Verilog, includes useful code examples. Clearly explains what is synthesizable and what is not.
Dan
- Reviewed by customer ID: A3B86AX70W3BH5
Excellent Book On Verilog 02 January, 2008 Very impressive book. Well written, the sections 'flow' nicely, thoroughly covers Verilog, and includes examples with clear explanations. Excellent index. I have about 6 years of design experience in VHDL and 18 years of embedded C development, 34 years in Engineering, so picking up Verilog went quickly.
I give a lot of credit to this book for keeping clear the big and small 'pictures' of what makes up Verilog. Highly recommend it to both new and 'seasoned' (I refuse to say 'old' :-) ) HDL designers. Great addition to your Engineering library. But unlike many books in most Engineering libraries, you'll actually use this one. :-)
- Reviewed by customer ID: A3O1T041MRU8JC
|